c l o s e  t h i s  w i n d o w
a v g   a u t o m a t i o n - a u t o t e c h   c o n t r o l s
position / motion feedback sensing

DM7

 S P E C I F I C A T  I O N S

 


Input Power:

AC: 105 to 135 VAC, 7 VA; Optional 220, 240 VAC
DC: 11 to 28 VDC, 100 mA (typical) exclusive of load
Operating Temperature:
 -10 F to +130 F (-23 C to +55 C)

Position Transducer: AVG Automation's series RL100, E7R, E8R, or RL101 resolvers
Signal Resolution: 4096 counts/turn
Scale Factor: 20 to 4096, programmable
Output Update rate: 200 s

Programmable Offset: Full revolution
Decimal Point: Programmable after any digit
Resolver Cable length: 2500 ft. (762 m) max., shielded

Outputs:

(All outputs have to be same type)
Type of Outputs:
Output Interface: T, P, N, or C

T: LS TTL (74LS645):

Logic TRUE: 2 VDC @ 15 mA, 20 mA leakage when tristated
Logic FALSE: 0.35 V @ 24 mA, 0.4 mA leakage when tristated
MUX Input: Low active TTL level
Logic TRUE: 0-0.8 V
Logic FALSE: 2-5 V

P: PNP source transistor:

Logic TRUE: Transistor ON, 1.7 V drop @ 100 mA
Logic FALSE: Transistor OFF, 0.2 mA leakage @ 50 V

N: NPN sink transistor:

Logic TRUE: Transistor ON, 1.1 V max. @ 100 mA
Logic FALSE: Transistor OFF, 0.1 mA leakage @ 50 V

C: NPN sink transistor:

Logic TRUE: Transistor OFF, 0.1 mA leakage @ 50 V
Logic FALSE: Transistor ON, 1.1 V max. @ 100 mA
Position Output Format: Front panel selectable BCD, Gray code, Binary
Motion Outputs: Two; Over-speed & Under-speed; active high
Direction Output: Logic TRUE for increasing position
Marker Pulse: Zero crossing pulse 200 s min. to 1.0 ms max.
Output Isolation: All outputs optically isolated up to 2500 Volts


Inputs:

Program Enable, Output Enable, and Data Transfer Logic of inputs determined by output option.

For P-type units:

Enable or TRUE: 11.0 to 28.0 VDC @ 13.5 mA max. or tied to Vs+

Disable or FALSE: 2.0 VDC @ 0.2 mA max. or open circuit

For N-type units:

Enable or TRUE: 1.0 VDC @ -3.0 mA max. or tie to Vs-Disable

or FALSE: 3.8V DC to 28 VDC Max @ -0.2 mA max. or open circuit

Data Transfer Input: 0-24 VDC logic: Edge-triggered (i.e., data transfer on both rising and falling edges)

Low-Level: 0 to 0.8 V @ 3.2 mA
High-Level: 2.4 V @ 0.4 mA
Minimum pulse width: 30 s

Timing: Depends upon the PC sync option selected from keyboard:

PC Synchronization mode: Updates position output within 150 s of a transition edge (LOW-to-HIGH, or HIGH-to-LOW) at data transfer input.

Transparent Mode/Microfreeze: Output data is continuously updated at full speed. The data is latched for 100 s 10% within 10 s of a transition (HIGH-to-LOW or LOW-to-HIGH) at data transfer input.

 

up